Abstract
Introduction
Very high speed frequency dividers are key components in many appliciations, such as in measurement and communication systems. Using 0.2 pm OaAs MESFETs [I] and 0.25 pm inverted AlGaAs HEMTs [2] , operating frequencies of 26.5 GHz have been reported for dynamic dividers. Static dividers based on Si bipolar transistors [3] , AlGaAdGaAs HBTs [4] and AIInAsl GaInAs HBTs [5] have achieved frequency limits of 25 GHz, 34.8 GHz, and 39.5 GHz, respectively. A dynamic frequency divider operating in the 18-34 GHz range based on our E/D AIGaAs/GaAs/AIGaAs quantum we 11
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Circuit Design
The maximum input frequency to static dividers is restricted to about 1/2tpd, where tpd is the delay time of the used logic gate. Dynamic frequency dividers generally can reach two times higher input frequencies. The simplest dynamic frequency divider can be built up using an inverter and a buffer connected in series [ 11. The output of the buffer is fed back to the inverter input by ;i transfergate. The inverter will be switched with half the frequency of the transfergate. The time in which the transfergate is switched on will be shorter than the delay of the inverter buffer chain, and that delay in turn will be no longer than one input pulse period. These conditions give the lower and upper limits for stable operation of the divider. During that time when the tranl'ergate is switched off, the logic state is stored only in the capacitance of the high ohmic inverter input node. For short rise and fall times, however, the gate capacitance of the transfergate can cause logic errors.
The use of a memory-type flip-flop for data storage as proposed in [2] is more reliable. To switch the memory-type flip-flop symmetrically, two ring oscillator chains are used. Differential outputs then become avai lab1 e. Fig. 2 . Divider based on E-type MODFETs Fig.2 shows a circuit schematic of an appropriate realization based on E-type MODFETs and NiCr ohmic resistors. The circuit was optimized by SPICE network simulation based on an in-house developed heterojunction field effect transistor model [9] . The inverters of the ring oscillator chains are designed in SBFL for high logic swing and low output impedance. Three source follower buffers are used for appropriate signal delay and level shifting. The memory-type flip-flop is built up by two HR-DCFL inverters using 1 kR resistors for high logic swing. They normally would not achieve 30 GHz operation, but in this case the outputs are directly driven. The gate width of the transfergates is a trade-off between a high on-conductance and a low capacitive load for the driving source follower. SPICE simulation predicted 26 GHz -50 GHz operation for this circuit design, Fig. 3 is a micrograph of the divider circuit. The chip size is 1 mm x 1 mm, the internal divider measures about 200 pm x 220 pm. The input is applied to the bond pads using a 50 R coplanar line on chip terminated to match 50 0.
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Results
10 ps / div Fig. 3 . Micrograph of the Divider Circuit Stable operation was measured in the frequency range from 28 GHz up to 5 1 GHz with a power consumption of 440 mW. Fig.4 shows the pulse diagram of the 5 1 GHz input and 25.5 GHz output. To the best of our knowledge, this is the highest input frequency ever reported for frequency divider circuits in any technology. The circuit runs at a power supply of VDD= +3.5 V and Vss= -0.5 V. The required input voltage swing is less than 800 mV at 28 GHz and decreases as the frequency increases. 
